A library for Logic Circuit Simulation developed in 100% c++. The ultimate aim of LCS is to become a thorough hardware description library, matching the functionality of the Verilog hardware description language, while keeping the usage (and syntax) as intuitive as possible.
A framework for building computer system simulations. Specifically, a simulation is comprised of a collection of loosely coupled components. Simulated systems may range from a CPU's instruction set to a large multi-processor embedded system. [Open source, GPL with changes].
A lean object oriented C++ library for discrete event based simulations. It scales to millions of simulateed objects, has no external dependencies and can be embedded into other applications.
A programming framework for simulating digital logic. [Open Source]
Last update:July 7, 2015 at 5:35:09 UTC