A TRON processor is any processor with a core based on the free specifications defined by the Japanese TRON Project, an acronym for: The Real-time Operating system Nucleus. The processors are to be the main hardware building block of the TRON Hypernetwork (Highly Functional Distributed System: HFDS), the final goal of the TRON Project. These CPUs use a VLSI (very large scale integration), 32-bit CISC (complex instruction set computer) architecture. Using CISC minimizes the object code size of programs to minimize RAM (random access memory) needs and cost. Several versions exist, made by different firms, mainly for embedded systems, often as cores for devices based on ASIC/ASSP (application-specific integrated circuit, application-specific standard product).
Related categories 5
TRON VLSI CPU
CISC 32-bit processor architecture developed to serve as main hardware building block of the realtime TRON Hypernetwork (Highly Functional Distributed System: HFDS), the ultimate goal of the TRON Project.
The Gmicro/500 Superscalar Microprocessor with Branch Buffers
Abstract of paper on Gmicro/500, with RISC-like dual-pipeline structure to execute basic instructions fast, upward-object-compatible with earlier Gmicro variants; with references, purchase option. [IEEE Micro] (September 01, 1993)
The Gmicro/100 32-Bit Microprocessor
Abstract of paper on Gmicro/100, 32-bit CISC VLSI, based on TRON specification; with references, purchase option. [IEEE Micro] (July 01, 1991)
A Floating-Point VLSI Chip for the TRON Architecture: An Architecture for Reliable Numerical Programming
Abstract of paper on Gmicro/FPU (floating-point unit), defines 23 coprocessor instructions; with references, purchase option. [IEEE Micro] (May 01, 1989)
Last update:April 13, 2016 at 1:34:06 UTC